Southern Illinois University Carbondale

OpenSIUC
Conference Proceedings

Department of Electrical and Computer
Engineering

5-2006

Investigating the Efficiency of Integrator-Based
Capacitor Array Testing Techniques
Sai Raghuram Durbha
Southern Illinois University Carbondale

Amit Laknaur
Southern Illinois University Carbondale

Haibo Wang
Southern Illinois University Carbondale, haibo@engr.siu.edu

Follow this and additional works at: http://opensiuc.lib.siu.edu/ece_confs
Published in Durbha, S.R., Laknaur, A., & Wang, H. (2006). Investigating the efficiency of
integrator-based capacitor array testing techniques. Proceedings of the 24th IEEE VLSI Test
Symposium (VTS’06). doi: 10.1109/VTS.2006.42 ©2006 IEEE. Personal use of this material is
permitted. However, permission to reprint/republish this material for advertising or promotional
purposes or for creating new collective works for resale or redistribution to servers or lists, or to
reuse any copyrighted component of this work in other works must be obtained from the IEEE. This
material is presented to ensure timely dissemination of scholarly and technical work. Copyright and
all rights therein are retained by authors or by other copyright holders. All persons copying this
information are expected to adhere to the terms and constraints invoked by each author's copyright.
In most cases, these works may not be reposted without the explicit permission of the copyright
holder.
Recommended Citation
Durbha, Sai Raghuram; Laknaur, Amit; and Wang, Haibo, "Investigating the Efficiency of Integrator-Based Capacitor Array Testing
Techniques" (2006). Conference Proceedings. Paper 44.
http://opensiuc.lib.siu.edu/ece_confs/44

This Article is brought to you for free and open access by the Department of Electrical and Computer Engineering at OpenSIUC. It has been accepted
for inclusion in Conference Proceedings by an authorized administrator of OpenSIUC. For more information, please contact opensiuc@lib.siu.edu.

Investigating the Efﬁciency of Integrator-Based Capacitor Array Testing
Techniques
Sai Raghuram Durbha, Amit Laknaur, and Haibo Wang
Southern Illinois University, Carbondale, IL 62901

Abstract
This paper presents techniques to model the impact of
parametric faults on the performance of programmable capacitor arrays (PCAs). Closed-form equations are derived
for estimating ranges of parametric faults that can be detected by integrator-based PCA testing circuits. Methods
to improve PCA testing efﬁciency are discussed and experimental results are reported.

2 Preliminaries
2.1

PCA fault models

A PCA normally contains a set of binary-weighted capacitor branches connected in parallel. For each capacitor branch, a serial switch is used to conﬁgure the connection between this branch and the rest of the capacitors. To
achieve good capacitor matching, all PCA binary-weighted
capacitor branches are made of equally-sized small capacitors, which are referred to as unit capacitors.

1 Introduction
With the increasing use of Field Programmable Analog
Arrays (FPAAs) in electronic design, testing of FPAA circuits has attracted signiﬁcant research interests from the
testing community. Research work has been reported on
testing circuits implemented on FPAAs [10, 16, 4, 8, 11,
13, 14, 3, 12]. Efforts have also been devoted to systematically testing hardware resources on FPAA platforms [1, 6].
Among various reconﬁgurable components, programmable
capacitor arrays (PCAs) are important building blocks in
switched-capacitor (SC) based FPAAs and, hence, should
be thoroughly tested. Previously, SC-integrator based builtin-self-testing (BIST) techniques were proposed in [2] for
testing PCAs on FPAA platforms. In this work, we investigate the efﬁciency of the integrator-based PCA BIST circuits in single-fault scenarios. Closed-form equations are
derived for estimating the ranges of parametric faults that
can be detected. Techniques to improve PCA testing efﬁciency are also discussed.
The rest of the paper is organized as follows. Section 2
explains preliminaries of this work. Section 3 develops techniques to estimate detectable ranges of PCA parametric faults.
Methods to improve the efﬁciency of PCA BIST circuits are
discussed in Section 4. Experimental results are provided in
Section 5 and the paper is concluded in Section 6.
† This material is based upon work supported by the National Science
Foundation under Grant No. 0448357.
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Figure 1. PCA parametric faults.

Various parametric faults may occur in a PCA. A unit
capacitor may not have the correct value. This is called unit
capacitor fault. Leakage paths may exist in the isolation
layer between the two terminals of a unit capacitor, leading
to a leakage fault whose fault model is given in Figure 1(a).
Due to dust or excess metal, two interconnects ideally isolated may become connected through a resistive path. This
is called bridge fault and its fault model is shown in Figure 1(b). Switches used in PCAs are normally implemented
using transmission gates. Their switching characteristics
can be deteriorated by excessively large on-resistance or excessively small off-resistance [7]. These two types of faults
are referred to as large on-resistance fault (Ron fault) and
small off-resistance fault (Rof f fault), as modeled in Figure 1(c) and (d), respectively. Note that only a subset of
parametric faults associated with switches are discussed in
the above description. Other parametric faults such as Gate
Oxide Short (GOS) faults, are not included because they can
be detected by other testing methods such as IDDQ testing [9].
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2.2

Integrator-based PCA testing techniques

A previously proposed integrator-based PCA BIST circuit [2] is depicted in Figure 2. Assuming CA = CB and
both fault-free, the output of the integrator should be ideally at the signal ground level as the net charge transferred
from both CA and CB to Cf is zero during each integration
cycle. Otherwise net charge will be accumulated at capacitor Cf , resulting in the integrator output to deviate from
the signal ground level. During the testing process, the integrator output is fed to a window comparator after a ﬁxed
number of integration cycles. If the difference between the
signal ground and the integrator output is within the range
of [−V , V ], where V is referred to as the window comparator threshold, the comparator output is logic 1 to indicate that the circuit is fault-free. Otherwise, the comparator
output is logic 0 marking the occurrence of faults.
S1

φ2
V1

φ2

CA

φ1

φ2

CB
φ2

Ranges of detectable Ron faults

An Ron fault increases the circuit RC delay and, consequently, prevents the capacitor from being fully charged
(or discharged) during the corresponding clock phase. As a
result, there will be less charge transferred from the faulty
input branch to the integrator feedback capacitor. The same
effect can be achieved by eliminating the large on-resistance
and reducing the capacitor value. Therefore, an Ron fault
can be modeled by a fault-free circuit with an attenuated
capacitor as shown in Figure 3. The attenuation factor α,
φ1

φ2

φ1
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Vin
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C
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Figure 3. Modeling Ron faults by capacitor attenuation.
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Figure 2. Integrator-based PCA BIST circuit.

The integrator output normally does not remain at the
signal ground level even in fault-free cases, due to capacitor
mismatches, channel charge injection, clock feedthrough,
and not fully canceled input offset voltage of the operational
ampliﬁer (op-amp). We use Vkmax to denote the largest possible integrator output after k integration cycles in fault-free
scenarios. The value of Vkmax can be estimated through circuit analysis or by performing Monte Carlo or corner simulations. Typically, the window comparator threshold V is
selected to be slightly larger than Vkmax [5, 15]. Also, a
fault is more difﬁcult to be detected if the fault and circuit
parasitics cause opposite effects on the integrator output. In
this case, a fault can be detected only if the total charge
that is transferred to Cf by the fault effect is greater than
Cf · (V + Vkmax ).

which is the ratio of the reduced capacitor value to its original value, is derived as follows. We use Vck to denote the
voltage across Capacitor C after φ1 phase of the kth clock
cycle. Then, we have the relation:
Vck = Vin · (1 − μ) + Vck−1 · μ2

(1)

−T

where μ = e 2·Ron ·C and T is the period of the clock used
in the circuit. This recursive equation can be re-written as:
Vck = Vin · (1 − μ) ·

1 − μ2·(k+1)
+ Vc0 · μ2·k
1 − μ2

(2)

where Vc0 is the initial voltage across Capacitor C. When
the value of Ron · C is much less than T2 , μ is very small.
Consequently, the above equation can be approximated as:
Vck = Vin · (1 − μ)

(3)

During the kth clock cycle charge transferred by Capacitor
C can be calculated as:
Q = C · Vck · (1 − μ) = C · Vin · (1 − μ)2
Hence, the capacitor attenuation factor is:

3 Estimating Detectable Parametric Faults

α = (1 − μ)2

Among the ﬁve PCA parametric faults discussed in Section 2.1, unit capacitor faults can be directly converted to capacitance difference between the integrator input branches.
Consequently, the detectable range of unit capacitor faults
can be easily estimated. In this section, we develop techniques to estimate detectable ranges of the other parametric
faults.

Figure 4 compares the amounts of transferred charge that
are obtained from circuit simulation and estimation using α.
Note that the on-resistance values shown in the ﬁgure are
normalized by the maximum allowed on-resistance value
Rmax , which is deﬁned as the resistance that guarantees at
the end of a charging cycle the voltage across the capacitor
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(4)

reaching 99.9% of its ideal value. The relative error between estimation and simulation is also shown in the ﬁgure.
It indicates that the capacitor attenuation model is quite accurate when Ron < 4.5 · Rmax . As shown in later sections,
the minimum detectable Ron faults normally have values
smaller than 4 · Rmax . Therefore, the capacitor attenuation
model works well for estimating detectable ranges of Ron
faults.
x 10
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Estimation error

Transferred charge (Q)
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Qk = Vc0 Cx

Without losing generalities, we assume an Ron fault occurs at PCA CA in Figure 2. As a result, the net charge
transferred to Cf due to the Ron fault is:
(5)

According to the previous discussion, the condition to detect this fault after k integration cycles is:
k · ΔQ ≥ Cf · (V + Vkmax )

(6)

From this inequality, the range of detectable Ron faults can
be solved as:
Ron ≥

−T
1
·
√
2 · CA ln(1 − αmin )

(7)

(V + Vkmax ) Cf
·
k · Vin
CB

(8)

where αmin is:
αmin = 1 −

3.2

Ranges of detectable Rof f and bridge
faults

Although Rof f and bridge faults are due to different
mechanisms, they affect the integrator circuit in a similar
manner. Hence, we can develop a single method to predict the detectable ranges of Rof f or bridge faults. Due
to an Rof f or bridge fault, an extra RC network, consisting of Rx and Cx , will participate in charge transfer during integration operations as shown in Figure 5. As de-

(9)

1 − μ2(k+1)
1 − μ2(k+1)
(10)
(1 − μ) ≈ Vin Cx
2
1−μ
2

In the above derivation, we assume Vc0 = Vin and use the
approximation of μ ≈ 1.
A more accurate approximation of Equation 2 is:
Vck =

1
· Vin · (1 − μ2·(k+1) ) + Vc0 · μ2·k
2

(11)

From this equation, Qk can be estimated as:
Qk

=
+

1
1
k(1 − μ)Cx Vin − (1 − μ2·(k+1) )Cx Vin
2
4
1
2·(k+1)
(1 − μ
)Cx Vc0
(12)
2

Assuming Vc0 = Vin , the above equation can be simpliﬁed
as:
Qk =

1
1
k(1 − μ)Cx Vin + (1 − μ2(k+1) )Cx Vin
2
4

(13)

For the convenience of discussion, we refer to Qk estimation methods described by Equations 10 and 13 as Model
1 and Model 2, respectively. Figure 6 compares estimated
charge with circuit simulation results. Two Rx values, which
are given in terms of Rmin in the ﬁgure, are used in the
comparison. Rmin is the minimum required resistance that
can practically isolate Cx from Capacitor C. Its value is
selected such that the charge transferred by the Rx Cx network during one clock cycle is less that 0.1% of Cx · Vin .
The comparison shows that both models are accurate when
Rx value is close to Rmin (e.g. Rx = 0.5 · Rmin ). When
Rx value is signiﬁcantly smaller than Rmin (e.g. Rx =
0.1 · Rmin ). Model 1 loses its accuracy quickly with the
increase of integration cycles. However, Model 2 keeps its
accuracy intact.
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ΔQ = α · CA · Vin − CB · Vin
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After k integration cycles, extra charge Qk transferred by
the Rx Cx network, introduced by either an Rof f or bridge
fault, can be calculated as:

0

1

C
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Vck = Vc0 · μ2·k
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φ2

scribed early, the voltage across capacitor Cx can be calculated using Equation 2. The most difﬁcult detectable Rof f
or bridge fault results in large Rx value, and its corresponding μ value is close to 1. Therefore, in this case Equation 2
can be simpliﬁed as:
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The condition for an Rof f or bridge fault to be detected
is: Qk ≥ Cf · (V + Vkmax ). As the ﬁrst attempt, Model 1
can be used with the above condition to ﬁnd the detectable
ranges of Rof f or bridge faults as:
Rx ≤

−T · (k + 1)
Cx · ln (1 − 2 ·

Cf ·(V +Vkmax )
)
Cx ·Vin

(14)

If the obtained Rx is signiﬁcantly smaller than Rmin , it indicates that the estimation result may not be accurate. Then,
Model 2 has to be used for a more accurate estimation. In
this approach, the value of μ, denoted as μc , that makes
Qk = Cf · (V + Vkmax ) can be obtained by solving the
following equation:
μ2·(k+1)
+ 2 · k · μc − b = 0
c

(15)

where b is:
b = 2·k+1−

4 · Cf V + Vkmax
·
Cx
Vin

(16)

Various mathematical packages can be used to numerically
ﬁnd μc solutions. In practical cases, b is always positive,
which guarantees that Equation 15 has at least one positive
real root. Once μc is obtained, the maximum detectable
Rof f or bridge fault can be estimated as:
Rxmax = −

3.3

T
2 · Cx · ln μc

(17)

Ranges of detectable leakage faults

The leakage fault in PCA CA will result in a DC path
from the integrator input to the virtual ground node during
φ2 phase as shown in Figure 7. Since difﬁcult detectable
leakage faults are normally associated with PCA branches
with large capacitor values, the on-resistance of switches in
the capacitor charging path has to be considered for a more
accurate estimation. In the following discussion, we use
Rsw to denote the total on-resistance of switches. During

VCA (t) = Vin · (1 − e Rsw ·CA )

Hence, the charge transferred to Cf by Rleak during one
clock cycle is:

Ql =

0

T
2

VCA (t)
Vin
T
· dt ≈
· ( − Rsw · CA )
Rleak
Rleak
2

Similarly, the condition for detecting the leakage fault after
k clock cycles is: k · Ql ≥ Cf · (V + Vkmax ). Therefore,
we can ﬁnd the range of detectable leakage faults as:
Rleak ≤

Vin
·
V + Vkmax

T
2

− Rsw · CA
·k
Cf

(19)

4 Techniques to Improve Testing Efﬁciency
4.1

Reducing the impact of comparator
threshold variations

The window comparator threshold is selected slightly
larger than the fault-free integrator output in order to prevent testing circuits from labeling good devices as faulty
due to measurement inaccuracy. Since the testing circuits
do not involve off-chip connections, the measurement inaccuracy is mainly dominated by window comparator threshold variations, which are often described by a mean value
V¯ and a standard deviation vσ . A sound design approach
is to select V¯ larger than Vkmax by 3 · vσ . Assuming that
the variation of the comparator threshold follows Gaussian
distribution, this approach guarantees that the possibility to
label a good device faulty is smaller than 0.3%. It is also
easy to see that 99.7% of all the comparators have threshold in the range [V¯ −3·vσ , V¯ +3·vσ ]. Therefore, V¯ +3·vσ
can be practically treated as the comparator threshold in the
worst case.
Substituting V = V¯ + 3 · vσ into Equations 7 and 8,
the minimum detectable Ron faults can be estimated. Assuming CA = CB = 20pF and Cf = 8pF , the estimated
detectable fault values are plotted in Figure 8. Three comparator threshold standard deviations, vσ = 10mv, 20mv,
and 40mv, are selected in the study and their corresponding detectable faults are plotted using solid, dot, and dash
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lines, respectively. It is not a surprise to see that the fault
detection capability is degraded when vσ is large. The plot
also reveals that increasing integration cycles can partially
overcome the negative impact caused by large vσ . For example, to detect a large on-resistance fault that has the value
of 1.2 · Rmax , if comparator vσ is 10mV, only 4 integration
cycles are needed in the testing process. However, if the
comparator vσ is 40mV, 14 integration cycles have to be
performed to achieve the same level of fault detection capability. With the increase of integration cycles, comparator
thresholds, indicated by solid lines with legends in Figure 8,
have to be increased accordingly. Although this case study
is based on Ron faults, the conclusion is applicable to other
parametric faults

Setting proper circuit initial conditions

The discussion in Section 3.2 indicates that charge transferred by the Rx Cx network (resulted from an Rof f or
bridge fault) depends on the initial voltage Vc0 across capacitor Cx . Figure 9 compares charge transferred by the
Rx Cx network with circuit initial conditions of Vc0 = 0 and
Vc0 = Vin . It shows that there is signiﬁcantly more charge
transferred by the Rx Cx network when Vc0 = Vin . As a result, larger ranges of Rof f and bridge faults can be detected
if testing operations start with the initial circuit condition of
Vc0 = Vin . To set up the proper initial condition for PCA
BIST circuits, a set of selected switches can be kept close
for a time period that is approximately Rmin · Cx to allow
Capacitor Cx be fully charged before starting integration
operations. This can be easily achieved with the help of
simple clock gating circuits.

5 Experimental Results
Circuit simulations are conducted to investigate the efﬁciency of PCA testing circuits. In our simulation setup, each
PCA contains 8 binary-weighted capacitors and its value
can be programmed from 1 to 255 unit capacitance, which is

400fF. CAB switches are implemented using CMOS transmission gates. The sizes of PMOS and NMOS transistors in
the transmission gate are selected to be the same (10μ/0.4μ)
in order to minimize channel charge injection and clock
feedthrough. The clock frequency used in the experiment
is 1MHz, and the power supply is 3.3V. To reduce simulation time, an op-amp macromodel [2] is used in simulation.
The minimum detectable Ron faults and maximum detectable Rof f and leakage faults obtained from circuit simulation and estimation are compared in Figure 10. Because
Rof f and bridge faults share the same estimation model,
comparison between simulated and estimated bridge faults
are not included in the paper for the reason of conciseness.
It shows that the developed estimation techniques can reasonably predict the ranges of detectable parametric faults
when the numbers of integration cycles are small. The difference between estimation and simulation results increases
when the number of integration cycles is rising. This is due
to the accumulated circuit parasitic effects, including channel charge injection, clock feedthrough, and op-amp settling
time. It is observed that simulation results become closer to
estimation values with increasing op-amp gain and decreasing settling time. Also, reported in Figure 10 are faults occurred at positions that make the faults most difﬁcult to be
detected (e.g. Ron and Rof f faults in 1C branch, leakage
fault in 128C branch). For faults occurring at other positions, smaller difference between simulation and estimation
results are observed. Future efforts will be directed toward
the investigation of techniques that minimize circuit parasitic effects in the estimation of detectable PCA parametric
faults. Here we have considered only single fault scenarios.
Although fault cancellation happens in multiple-fault scenarios, the existence of multiple fault often makes it easy
to detect PCA faults when using the integrator-based PCA
BIST circuits. Thus, the predicted capability for detecting
single faults is a reasonable metric to measure the efﬁciency
of the PCA BIST circuits.
Table 1 compares the required number of integration cy-
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Figure 10. Comparing detectable parametric faults from simulation and estimation.

cles that guarantee the probability of detecting the given
faults is higher than 0.997 in the occurrence of comparator
threshold variations with V = 200mV. It shows PCA BIST
circuits using window comparators that have large threshold deviations require longer testing time in order to achieve
the same level of fault detection capability as BIST circuits
which use comparators with small vσ . This is consistent
with the analysis in Section 4.1. Table 2 lists the maximum
detectable Rof f and bridge faults when the testing operations start with different circuit initial conditions. The reported faults are detected within 20 integration cycles. The
results clearly support the conclusion drawn in Section 4.2.
Table 1. Required integration cycles
Parametric
Threshold standard deviation
faults
5mV
15mV
30mV
Ron = 170KΩ
18
20
24
Rof f = 110M Ω
20
23
27
Rbridge = 95M Ω
18
20
25
Rleak = 1M Ω
22
26
29
Table 2. Detectable Rof f and bridge faults.
Parametric Circuit initial conditions
faults
Vc0 = Vin
Vc0 = 0
Rof f
270M Ω
35M Ω
Rbridge
220M Ω
21.5M Ω

6 Concluding Remarks
In this work, circuit models are developed to study the
impact of PCA parametric faults on SC integrator circuits.
These models can be potentially extended to model parametric fault effects in general SC circuits. Based on the developed circuit models, closed-form equations are derived
for estimating the ranges of detectable PCA parametric faults.
Also, techniques to improve the efﬁciency of integratorbased PCA testing circuits are presented.
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